Renesas PROM Programming Adapter PCA7435FPG02 Dokumentacja Strona 43

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 56
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 42
7534 Group
Rev.3.00 Oct 23, 2006 page 43 of 53
REJ03B0099-0300
Electrical Characteristics
Table 9 Electrical characteristics (1) (VCC = 4.1 to 5.5 V, VSS = 0 V, Ta = 20 to 85 °C, unless otherwise noted)
Min. Typ. Max.
Symbol Parameter
Limits
IOH = 5 mA
VCC = 4.1 to 5.5 V
IOH = 1.0 mA
VCC = 4.1 to 5.5 V
VCC = 4.4 to 5.25 V
Pull-down through
15k±5 % for D+, D-
Pull-up through 1.5k
±5 % by USBVREFOUT
for D- (Ta = 0 to 70 °C)
IOL = 5 mA
VCC = 4.1 to 5.5 V
IOL = 1.5 mA
VCC = 4.1 to 5.5 V
VCC = 4.4 to 5.25 V
Pull-down through
15k ±5 % for D+, D-
Pull-up through 1.5k
±5 % by USBVREFOUT
for D-(Ta = 0 to 70 °C)
IOL = 15 mA
VCC = 4.1 to 5.5 V
IOL = 1.5 mA
VCC = 4.1 to 5.5 V
VI = VCC
(Pin floating. Pull-up
transistors off)
VI = VCC
VI = VCC
VI = VSS
(Pin floating. Pull-up
transistors off)
VI = VSS
VI = VSS
VI = VSS
(Pull-up transistorson)
Test conditions
VCC1.5
VCC1.0
2.8
H output voltage P00P07, P10P16, P20P27,
P30P37, P40, P41 (Note 1)
H output voltage D+, D-
L output voltage P00P07, P10P16, P20P27,
P37, P40, P41
L output voltage D+, D-
L output voltage P30P36
Hysteresis D+, D-
Hysteresis CNTR0, INT0, INT1 (Note 2),
P00P07(Note 3)
Hysteresis RXD, SCLK, SDATA (Note 2)
Hysteresis RESET
H input current P00P07, P10P16, P20P27,
P30P37, P40, P41
H input current RESET
H input current XIN
L input current P00P07, P10P16, P20P27,
P30P37, P40, P41
L input current RESET, CNVSS
L input current XIN
L input current P00P07, P30P37
RAM hold voltage
V
V
VOH
VOH
3.6
V
VOL
0.3
1.5
V
V
0.3
V
2.0
0.3
V
V
VOL
VOL
VT+VT
VT+VT
VT+VT
IIH
IIH
IIL
IIH
IIL
IIL
IIL
VRAM
When clock stopped
0.5
0.5
0.4
V
V
V
4
4
0.2
5.0
5.0
5.0
5.0
0.5
µA
µA
µA
µA
µA
µA
mA
2.0
5.5
V
Note 1:P11 is measured when the P-channel output disable bit of the UART control register (bit 4 of address 001B16) is 0.
2: RXD, SCLK, SDATA, INT0 and INT1 have hystereses only when bits 0, 1 and 2 of the port P1P3 control register are set to 0 (CMOS
level).
3: It is available only when operating key-on wake-up.
Unit
VT+VT
0.15
V
Przeglądanie stron 42
1 2 ... 38 39 40 41 42 43 44 45 46 47 48 ... 55 56

Komentarze do niniejszej Instrukcji

Brak uwag