Renesas PCA7429G02 Informacje Techniczne Pobierz pdf (Strona 75)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER

and ON-SCREEN DISPLAY CONTROLLER

M37272M6/M8–XXXSP/FP, M37272MA–XXXSP

M37272E8SP/FP, M37272EFSP

MITSUBISHI MICROCOMPUTERS

Rev. 1.3

Fig. 8.11.14 Relation between Field Determination Flag and Display Font

Both H

SYNC

signal and V

SYNC

signal are negative-polarity input

Field

Even

Odd

Field

determination

flag(Note)

Display dot line

selection bit

Display dot line

0 (T2 > T1)

1 (T3 < T2)

When using the field determination flag, be sure to set bit 0 of the PWM mode register 1 (address 0208

) to “0.”

OSD ROM font configuration diagram

Dot line 0

Dot line 1

Odd

Dot line 0

Dot line 1

(n |1) field

(Odd-numbered)

0.25 to 0.50[ ˚s] at

f(X

IN) 8 MHz

CC mode

13579111315

2 4 6 8 10 12 14 16

135791113152 4 6 8 10 12 14 16

OSD mode

SYNC

and

SYNC

control

signal

in microcom-

puter

Upper :

SYNC

signal

Lower :

SYNC

control

signal in

micro-

computer

(n) field

(Even-numbered)

(n {1) field

(Odd-numbered)

When the display dot line selection bit is “0,”

the “ ” font is displayed at even field, the

“ ” font is displayed at odd field. Bit 6 of the

I/O polarity control register can be read as the

field determination flag : “1” is read at odd field,

“0” is read at even field.

Note : The field determination flag changes at a rising edge of the V

SYNC

control signal (negative-polarity input) in

the microcomputer.

1 2 ... 70 71 72 73 74 75 76 77 78 79 80 ... 144 145

Komentarze do niniejszej Instrukcji

Brak uwag

Renesas PCA7429G02 Informacje Techniczne Strona 75

Komentarze do niniejszej Instrukcji

Powiązane produkty i podręczniki dla Dekodery Renesas PCA7429G02