Renesas User System Interface Cable HS36049ECH61H Instrukcja Użytkownika Strona 44

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 50
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 43
H8SX/1600 Series
42
1638 Group
256-1024KB ROM
24-56KB RAM
1656, 1657
512-768KB ROM
24KB RAM
H8SX/1600 Series: 3V
144
PINS
120
PINS
1651
ROMless
50KB RAM
1658 Group
384-1024KB ROM
40-56KB RAM
1648 Group
256-1024KB ROM
24-56KB RAM
1668 Group
384-1024KB ROM
40-56KB RAM
1622
256KB ROM, 24KB RAM
E10A supported (JTAG debug)
1650
ROMless
24KB RAM
H8SX/1600 Series Line-up
Features
•High-performance CISC CPU core running at 50MIPs
Roadmap up to 1MB, single-cycle Flash and 56KB
on-chip SRAM
USB-certified connectivity device (12Mbps)
External SDR SDRAM connectivity supported
TFT-LCD Direct Drive for VGA and WVGA panels
•LCD Direct Drive performed in parallel to complex
operations (example, JPEG decoding, MP3 decoding)
Fast 16-bit Delta Sigma ADC
32kHz sub-clock support with dedicated timer for
low-power applications
4µA (typ) Deep Software Standby current consumption,
with wake-up from external interrupt
Internal Bus
bridge
H8SX CPU
(multiplier/
divider)
External Bus
DTC
BSC
USB 2.0
(Full Speed)
SCI
x 6 ch
I
2
C
x 2 ch
RAM:
40KB
DMA
4 ch
8-bit Timer
x 8 ch
PPG
RTC
PLL
Flash ROM:
512KB
INTC
DAC
8-bit x 2 ch
TPU
x 6 ch
32kHz
Sub Clock
ADC
10-bit
4 ch
ADC
10-bit
4 ch
I/O ports
TFT-LCD
Interface
(ExDMA)
Peripheral Bus
H8SX/1664R Block Diagram
GET STARTED NOW!
H8SX/1664 Development Kit
(includes free compiler)
Part Number:
R0K561664S000BE
Przeglądanie stron 43
1 2 ... 39 40 41 42 43 44 45 46 47 48 49 50

Komentarze do niniejszej Instrukcji

Brak uwag