Renesas Emulator System M3T-MR100 Instrukcja Użytkownika Pobierz pdf (Strona 32)

REJ05B1160-0101 Rev.1.01 February 2010 Page 32 of 43

M16C/62P Group, R32C/111 Group

Differences between M16C/62P and R32C/111 (100 pin ver.)

4.15 A/D Converter

Table 4.42 and Table 4.43 respectively list the changes on DMAC characteristics and associated SFRs.

Table 4.42 Comparison Chart: A/D Converter

Item M16C/62P R32C/111

Operation clock, φAD fAD, fAD/2, fAD/3, fAD/4, fAD/6, or fAD/

fAD, fAD/2, fAD/3, fAD/4, fAD/6, or fAD/8

Notes on operation

clock

The φAD frequency should be 12 MHz or

below.

When VCC1 is under 4.0 V, divide fAD

so that the φAD frequency becomes 10

MHz or below

The φAD frequency should be as follows:

When VCC1 = 5 V; 16 MHz or below

When VCC1 = 3.3 V; 10 MHz or below

Operating modes 5 modes:

• One-shot mode

• Repeat mode

• Single sweep mode

• Repeat sweet mode 0

• Repeat sweep mode 1

7 modes:

• One-shot mode

• Repeat mode

• Single sweep mode

• Repeat sweet mode 0

• Repeat sweep mode 1

• Multi-port single sweep mode

• Multi-port repeat sweep mode 0

A/D conversion start

conditions

• Software trigger

• External trigger (Retrigger is enabled)

• Software trigger

• External trigger (Retrigger is enabled)

• Hardware trigger (Retrigger is enabled)

1 2 ... 27 28 29 30 31 32 33 34 35 36 37 ... 42 43

Brak uwag

Renesas Emulator System M3T-MR100 Instrukcja Użytkownika Strona 32