
( 57 / 74 )
Figure 5.3 Timing requirements
Vcc=5V
(3) Timing Requirements
Table 5.4 and Figure 5.3 show the timing requirements.
Table 5.4 Timing requirements
Common to "with wait" and "no-wait" (this product)
Common to "with wait" and "no-wait" (actual MCU)
Symbol Item
Actual MCU
[ns]
This product
[ns]
Min.
65
55
80
See left
See left
See left
Max.
See left
Min.
40
30
40
0
0
0
Max.
40
tsu(DB-RD)
tsu(RDY-BCLK)
tsu(HOLD-BCLK)
th(RD-DB)
th(BCLK-RDY)
th(BCLK-HOLD)
td(BCLK-HLDA)
Data input setup time
RDY* input setup time
HOLD* input setup time
Data input hold time
RDY* input hold time
HOLD* input hold time
HLDA* output delay time
* Compared with the actual MCU, this product enters high-impedance state after
a 0.5 cycle delay.
Komentarze do niniejszej Instrukcji