Renesas CPU Board M3A-HS19 Informacje Techniczne Pobierz pdf (Strona 11)

Overview

1.5 M3A-HS19 Block Diagram

Rev.1.01 Oct 28, 2008 1-5

REJ10J1351-0101

1

1.5 M3A-HS19 Block Diagrams

Figure 1.5.1 shows the system block diagram.

SDRAM

(16MB)

SDRAM

(16MB)

SH7619

16-bit

16-bit

Bus switch

(4MB)

Flash Memory

(4MB)

PCMCIA

connector

H-UDI (14-pin)

Expansion connector

(HIF bus)

LAN

connector

16-bit

SCIF

/SCI

SH7619 CPU Board

M3A-HS19

H-UDI

EtherC

BSC

GPIO/

Other

Peripheral

Functions

16-bit

HIF

Serial port connector

(RS-232C x 2, RS-422 x 1)

Expansion connector

(CPU bus)

Figure 1.5.1 System Block Diagram

1 2 ... 6 7 8 9 10 11 12 13 14 15 16 ... 73 74

Komentarze do niniejszej Instrukcji

Brak uwag