Renesas 70 Informacje Techniczne Pobierz pdf (Strona 15)

PD70F3003A, 70F3025A, 70F3003A(A)

Data Sheet U13189EJ5V1DS

Figure 2-1. Pins I/O Circuits

Type 1

Type 5

Type 2

Type 8

Type 3

P-ch

N-ch

Schmitt trigger input with hysteresis characteristics

P-ch

N-ch

OUT

P-ch

N-ch

IN/OUT

Data

Output

disable

Input

enable

P-ch

N-ch

IN/OUT

Data

Output

disable

Type 9

Type 10-A

Type 12

–

N-ch

P-ch

Comparator

REF (Threshold voltage)

Input enable

P-ch

N-ch

IN/OUT

P-ch

Data

Pull-up

enable

Output disable

Open drain

Analog output voltage

OUT

P-ch

N-ch

1 2 ... 10 11 12 13 14 15 16 17 18 19 20 ... 48 49

To our customers 1
MOS INTEGRATED CIRCUIT 3
APPLICATIONS 4
PIN CONFIGURATION (Top View) 4
INTERNAL BLOCK DIAGRAM 6
2. PIN FUNCTIONS 9
2.1 Port Pins 9
Data Sheet U13189EJ5V1DS 10
2.2 Non-Port Pins 11
DD or VSS via a resistor 13
3. ELECTRICAL SPECIFICATIONS 16
3.1 Normal Operation Mode 16
°C, VDD = VSS = 0 V) 17
High-speed CMOS inverter 18
External clock 18
A = 25°C and VDD = 5.0 V 19
°C, VDD = VDDDR) 21
Test points 23
(2) Input wave 25
(b) Other than (a) 25
OR 10 ns 26
OF 10 ns 26
WRSH 500 ns 26
(6) Write timing (1/2) 29
Remarks 1. T = tCYK 29
(7) Bus hold timing (1/2) 31
(7) Bus hold timing (2/2) 32
(8) Interrupt timing 33
Remark T = tCYK 33
(9) CSI timing (2/2) 35
(ii) CSI3 timing 35
(10) RPU timing 36
±10%, VSS = AVSS = 0 V)) 39
4. PACKAGE DRAWING 42
Recommended 44
NOTES FOR CMOS DEVICES 46
Regional Information 48
M8E 02. 11-1 49

Komentarze do niniejszej Instrukcji

Brak uwag

Renesas 70 Informacje Techniczne Strona 15

Komentarze do niniejszej Instrukcji

Powiązane produkty i podręczniki dla Networking Renesas 70