
M37221M4H/M6H/M8H/MAH–XXXSP/FP M37221EASP/FP
Rev.1.00 Oct 01, 2002 page 78 of 110
REJ03B0134-0100Z
10. ABSOLUTE MAXIMUM RATINGS
11. RECOMMENDED OPERATING CONDITIONS
(Ta = –10 °C to 70 °C, VCC = 5 V ± 10 %, unless otherwise noted)
Power source voltage VCC
Input voltage CNVSS
Input voltage P00–P07,P10–P17, P20–P27,
P30–P34, OSC1, XIN, HSYNC,
VSYNC, RESET
Output voltage P00–P07, P10–P17, P20–P27,
P30–P32, R, G, B, OUT1, D-A,
XOUT, OSC2
Circuit current R, G, B, OUT1, P10–P17,
P20–P27, P30, P31, D-A
Circuit current R, G, B, OUT1, P00–P07, P10,
P15–P17, P20–P23, P30–P32,
D-A
Circuit current P11–P14
Circuit current P24–P27
Power dissipation
Operating temperature
Storage temperature
Symbol
VCC
VI
VI
VO
IOH
IOL1
IOL2
IOL3
Pd
Topr
Tstg
Conditions
All voltages are based
on VSS.
Output transistors are
cut off.
Ta = 25 °C
Ratings
–0.3 to 6
–0.3 to 6
–0.3 to VCC + 0.3
–0.3 to VCC + 0.3
0 to 1 (Note 1)
0 to 2 (Note 2)
0 to 6 (Note 2)
0 to 10 (Note 3)
550
–10 to 70
–40 to 125
Unit
V
V
V
V
mA
mA
mA
mA
mW
°C
°C
Parameter
V
V
V
V
V
V
V
mA
mA
mA
mA
MHz
MHz
kHz
MHz
kHz
Max.
5.5
0
VCC
VCC
0.4 VCC
0.3 VCC
0.2 VCC
1
2
6
10
8.1
8.0
100
1
400
Power source voltage (Note 4), During CPU, CRT operation
Power source voltage
“H” input voltage P00–P07,P10–P17, P20–P27, P30–P34,
SIN, SCLK, HSYNC, VSYNC, RESET, XIN,
OSC1, TIM2, TIM3, INT1, INT2, INT3
“H” input voltage SCL1, SCL2, SDA1, SDA2
(When using I
2
C-BUS)
“L” input voltage P00–P07,P10–P17, P20–P27, P30–P34
“L” input voltage SCL1, SCL2, SDA1, SDA2
(When using I
2
C-BUS)
“L” input voltage HSYNC, VSYNC, RESET,TIM2, TIM3, INT1,
INT2, INT3, XIN, OSC1, SIN, SCLK
“H” average output current (Note 1) R, G, B, OUT1, D-A, P10–P17, P20–P27,
P30, P31
“L” average output current (Note 2) R, G, B, OUT1, D-A, P00–P07, P10,
P15–P17, P20–P27, P30–P32
“L” average output current (Note 2) P11–P14
“L” average output current (Note 3) P24–P27
Oscillation frequency (for CPU operation) (Note 5) XIN
Oscillation frequency (for CRT display) (Note 5) OSC1
Input frequency TIM2, TIM3
Input frequency SCLK
Input frequency SCL1, SCL2
VCC
VSS
VIH1
VIH2
VIL1
VIL2
VIL3
IOH
IOL1
IOL2
IOL3
fCPU
fCRT
fhs1
fhs2
fhs3
Min.
4.5
0
0.8VCC
0.7VCC
0
0
0
7.9
5.0
Typ.
5.0
0
8.0
Limits
Symbol Parameter
Unit
Notes 1: The total current that flows out of the IC must be 20 mA (max.).
2: The total input current to IC (IOL1 + IOL2) must be 30 mA or less.
3: The total average input current for ports P24–P27 to IC must be 20 mA or less.
4: Connect 0.1 µ F or more capacitor externally across the power source pins VCC–VSS so as to reduce power source noise. Also
connect 0.1 µ F or more capacitor externally across the pins VCC–CNVSS.
5: Use a quartz-crystal oscillator or a ceramic resonator for the CPU oscillation circuit.
Komentarze do niniejszej Instrukcji